Metzler matrix: Difference between revisions

From formulasearchengine
Jump to navigation Jump to search
See also: Fixed capitalization of Stochastic matrix
 
en>Benja
Remove claim that there is always a nonnegative eigenvalue, because this is clearly false, consider a diagonal matrix with all diagonal entries negative. (The person who wrote that statement was presumably thinking of the Metzler matrix's *exponential*.)
 
Line 1: Line 1:
I would like to introduce myself to you, I am Andrew and my spouse doesn't like it at all. To climb is some thing I really appreciate doing. Since I was eighteen I've been operating  real psychics, [http://c045.danah.co.kr/home/index.php?document_srl=1356970&mid=qna Recommended Internet page], as a bookkeeper but quickly my spouse and I will start our personal business. Some time ago he selected  [http://si.dgmensa.org/xe/index.php?document_srl=48014&mid=c0102 cheap psychic readings] to reside in North Carolina and he doesn't plan on altering it.<br><br>Also visit my web site; [http://clothingcarearchworth.com/index.php?document_srl=441551&mid=customer_review free psychic readings]
A '''lookahead carry unit''' ('''LCU''') is a logical unit in [[digital circuit]] design used to decrease calculation time in [[adder (electronics)|adder]] units and used in conjunction with [[carry look-ahead adder]]s (CLAs).
 
==4-bit adder==
A single 4-bit CLA is shown below:
[[File:4-bit carry lookahead adder.svg|none|framed|4-bit adder with Carry Look Ahead (CLA)]]
 
==16-bit adder==
By combining four 4-bit CLAs, a 16-bit adder can be created but additional logic is needed in the form of an LCU.
 
The LCU accepts the group propagate (<math>P_G</math>) and group generate (<math>G_G</math>) from each of the four CLAs. <math>P_G</math> and <math>G_G</math> have the following expressions for each CLA adder:<ref>http://www.seas.upenn.edu/~ese171/lab/CarryLookAhead/CarryLookAheadF01.html</ref>
 
:<math>P_G = P_3 \cdot P_2 \cdot P_1 \cdot P_0</math>
:<math>G_G = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0</math>
 
The LCU then generates the carry input for each CLA.
 
Assume that <math>P_i</math> is <math>P_G</math> and <math>G_i</math> is <math>G_G</math> from the i<sup>th</sup> CLA then the output carry bits are
 
:<math>C_{4} = G_0 + P_0 \cdot C_0</math>
:<math>C_{8} = G_{4} + P_{4} \cdot C_{4}</math>
:<math>C_{12} = G_{8} + P_{8} \cdot C_{8}</math>
:<math>C_{16} = G_{12} + P_{12} \cdot C_{12}</math>
 
Substituting <math>C_{4}</math> into <math>C_{8}</math>, then <math>C_{8}</math> into <math>C_{12}</math>, then <math>C_{12}</math> into <math>C_{16}</math> yields the expanded equations:
 
:<math>C_{4} = G_0 + P_0 \cdot C_0</math>
:<math>C_{8} = G_4 + G_0 \cdot P_4 + C_0 \cdot P_0 \cdot P_4</math>
:<math>C_{12} = G_8 + G_4 \cdot P_8 + G_0 \cdot P_4 \cdot P_8 + C_0 \cdot P_0 \cdot P_4 \cdot P_8</math>
:<math>C_{16} = G_{12} + G_8 \cdot P_{12} + G_4 \cdot P_8 \cdot P_{12} + G_0 \cdot P_4 \cdot P_8 \cdot P_{12} + C_0 \cdot P_0 \cdot P_4 \cdot P_8 \cdot P_{12}</math>
 
<math>C_{4}</math> corresponds to the carry input into the second CLA; <math>C_{8}</math> to the third CLA; <math>C_{12}</math> to the fourth CLA; and <math>C_{16}</math> to overflow carry bit.
 
In addition, the LCU can calculate its own propagate and generate:
:<math>P_{LCU} = P_0 \cdot P_4 \cdot P_8 \cdot P_{12}</math>
:<math>G_{LCU} =  G_{12} + G_8 \cdot P_{12} + G_4 \cdot P_8 \cdot P_{12} + G_0 \cdot P_4 \cdot P_8 \cdot P_{12} + C_0 \cdot P_0 \cdot P_4 \cdot P_8 \cdot P_{12} = C_{16}</math>
 
[[File:16-bit lookahead carry unit.svg|none|frame|16-bit adder with LCU]]
 
==64-bit adder==
By combining 4 CLAs and an LCU together creates a 16-bit adder.
Four of these units can be combined to form a 64-bit adder.
An additional (second-level) LCU is needed that accepts the propagate (<math>P_{LCU}</math>) and generate (<math>G_{LCU}</math>) from each LCU and the four carry outputs generated by the second-level LCU are fed into the first-level LCUs.
 
[[File:64-bit lookahead carry unit.svg|none|frame|64-bit adders with a second-level LCU]]
 
==References==
{{Reflist}}
* {{cite book |last=Katz |first=Randy |authorlink=Randy Katz |title=Contemporary Logic Design |publisher=The Benjamin/Cummings Publishing Company |year=1994 |isbn=0-8053-2703-7 |pages=249–256}}
 
* {{cite book |last=Vahid | first=Frank |title=Digital Design |publisher=John Wiley and Sons Publishers |year=2006 |isbn=0-470-04437-3 |pages=296–316}}
 
[[Category:Digital circuits]]
[[Category:Adders]]
 
[[de:Paralleladdierer_mit_Übertragsvorausberechnung]]

Latest revision as of 19:01, 10 November 2013

A lookahead carry unit (LCU) is a logical unit in digital circuit design used to decrease calculation time in adder units and used in conjunction with carry look-ahead adders (CLAs).

4-bit adder

A single 4-bit CLA is shown below:

4-bit adder with Carry Look Ahead (CLA)

16-bit adder

By combining four 4-bit CLAs, a 16-bit adder can be created but additional logic is needed in the form of an LCU.

The LCU accepts the group propagate (PG) and group generate (GG) from each of the four CLAs. PG and GG have the following expressions for each CLA adder:[1]

PG=P3P2P1P0
GG=G3+P3G2+P3P2G1+P3P2P1G0

The LCU then generates the carry input for each CLA.

Assume that Pi is PG and Gi is GG from the ith CLA then the output carry bits are

C4=G0+P0C0
C8=G4+P4C4
C12=G8+P8C8
C16=G12+P12C12

Substituting C4 into C8, then C8 into C12, then C12 into C16 yields the expanded equations:

C4=G0+P0C0
C8=G4+G0P4+C0P0P4
C12=G8+G4P8+G0P4P8+C0P0P4P8
C16=G12+G8P12+G4P8P12+G0P4P8P12+C0P0P4P8P12

C4 corresponds to the carry input into the second CLA; C8 to the third CLA; C12 to the fourth CLA; and C16 to overflow carry bit.

In addition, the LCU can calculate its own propagate and generate:

PLCU=P0P4P8P12
GLCU=G12+G8P12+G4P8P12+G0P4P8P12+C0P0P4P8P12=C16
16-bit adder with LCU

64-bit adder

By combining 4 CLAs and an LCU together creates a 16-bit adder. Four of these units can be combined to form a 64-bit adder. An additional (second-level) LCU is needed that accepts the propagate (PLCU) and generate (GLCU) from each LCU and the four carry outputs generated by the second-level LCU are fed into the first-level LCUs.

64-bit adders with a second-level LCU

References

43 year old Petroleum Engineer Harry from Deep River, usually spends time with hobbies and interests like renting movies, property developers in singapore new condominium and vehicle racing. Constantly enjoys going to destinations like Camino Real de Tierra Adentro.

  • 20 year-old Real Estate Agent Rusty from Saint-Paul, has hobbies and interests which includes monopoly, property developers in singapore and poker. Will soon undertake a contiki trip that may include going to the Lower Valley of the Omo.

    My blog: http://www.primaboinca.com/view_profile.php?userid=5889534
  • 20 year-old Real Estate Agent Rusty from Saint-Paul, has hobbies and interests which includes monopoly, property developers in singapore and poker. Will soon undertake a contiki trip that may include going to the Lower Valley of the Omo.

    My blog: http://www.primaboinca.com/view_profile.php?userid=5889534

de:Paralleladdierer_mit_Übertragsvorausberechnung